[vc_empty_space][vc_empty_space]
Experimental Demonstration of OFDM Visible Light Communications based on System-on-Chip
Setiawan E.a, Fuada S.a, Adiono T.a
a University Center of Excellence on Microelectronics, Insitut Teknologi Bandung, IC Design Laboratory, PAU Building, ITB campus, West Java, 40132, Indonesia
[vc_row][vc_column][vc_row_inner][vc_column_inner][vc_separator css=”.vc_custom_1624529070653{padding-top: 30px !important;padding-bottom: 30px !important;}”][/vc_column_inner][/vc_row_inner][vc_row_inner layout=”boxed”][vc_column_inner width=”3/4″ css=”.vc_custom_1624695412187{border-right-width: 1px !important;border-right-color: #dddddd !important;border-right-style: solid !important;border-radius: 1px !important;}”][vc_empty_space][megatron_heading title=”Abstract” size=”size-sm” text_align=”text-left”][vc_column_text]© 2018 IEEE. In this paper, a System-on-Chip (SoC) architecture for OFDM-based Visible Light Communication (VLC) is demonstrated. The VLC system is used only for downlink (one way communication). We developed the SoC on the Xilinx ZYNQ-7000 All Programmable SoC. In this research, we integrated the system by connecting IP cores to the ARM Cortex-A9 processor; hence the IP cores can be accessed from software running on the Linux operating system (Ubuntu 16.04 version). To evaluate our SoC architecture, we integrated the FPGA into the Analog Front-End (AFE) module. The results show that the average Bit Error Rate (BER) are as follows: 7.693 × 10 -5 , 1.495×10 -3 , and 6.578×10 -3 for BPSK, QPSK, and QAM-16 modulations respectively.[/vc_column_text][vc_empty_space][vc_separator css=”.vc_custom_1624528584150{padding-top: 25px !important;padding-bottom: 25px !important;}”][vc_empty_space][megatron_heading title=”Author keywords” size=”size-sm” text_align=”text-left”][vc_column_text]Analog front end,Arm cortices,Average bit-error rates,Experimental demonstrations,LINUX- operating system,SoC architecture,System-on-chip architecture,Visible light communications (VLC)[/vc_column_text][vc_empty_space][vc_separator css=”.vc_custom_1624528584150{padding-top: 25px !important;padding-bottom: 25px !important;}”][vc_empty_space][megatron_heading title=”Indexed keywords” size=”size-sm” text_align=”text-left”][vc_column_text]OFDM,System-on-Chip,Visible Light Communication[/vc_column_text][vc_empty_space][vc_separator css=”.vc_custom_1624528584150{padding-top: 25px !important;padding-bottom: 25px !important;}”][vc_empty_space][megatron_heading title=”Funding details” size=”size-sm” text_align=”text-left”][vc_column_text]This work is supported by Newton Fund 2017 Programme with Industry Academia-Partnership (IAPP) scheme collaborated with LiFi R&D centre, IDCom, The University of Edinburgh, UK (No. Ref. IAPP1\100074).[/vc_column_text][vc_empty_space][vc_separator css=”.vc_custom_1624528584150{padding-top: 25px !important;padding-bottom: 25px !important;}”][vc_empty_space][megatron_heading title=”DOI” size=”size-sm” text_align=”text-left”][vc_column_text]https://doi.org/10.1109/ISESD.2018.8605466[/vc_column_text][/vc_column_inner][vc_column_inner width=”1/4″][vc_column_text]Widget Plumx[/vc_column_text][/vc_column_inner][/vc_row_inner][/vc_column][/vc_row][vc_row][vc_column][vc_separator css=”.vc_custom_1624528584150{padding-top: 25px !important;padding-bottom: 25px !important;}”][/vc_column][/vc_row]